The paper presents a receiver design operating at 312-315 MHz frequency band for wireless sensor networks. The proposed architecture uses synchronized on-off-keying (S-OOK) modulation scheme, which includes clock information together with data, providing self-synchronization ability for the receiver without a separate clock and data recovery circuit. In addition, a new technique is also proposed to reduce active time of the RF font-end for better energy efficiency. The receiver architecture is verified by using discrete RF modules and FPGAs, then VLSI design is carried out on 65 nm Silicon-On-ThinBuried-Oxide (SOTB) CMOS technology and simulated using SPICE models to illustrate effectiveness of the proposed architecture. Post-layout simulation shows À58.5 dBm sensitivity with 1.36 lW and 8.39 lW power consumption corresponding to 10 kbps and 100 kbps data rate, respectively.
Introduction
In low-power, short-range wireless sensor networks, minimizing power consumption of RF transceivers in general and of receivers in particular is one of the most attractive issues. In RF receivers, usually RF front-ends and local oscillators consume most of power [1] [2] [3] . Therefore, many solutions were proposed to decrease power of the RF front-ends and the local oscillators. With the RF detection receivers, local oscillators, mixers and IF band pass filters are eliminated, simplifying structure and reducing power consumption significantly. However, the RF amplifiers still dissipate dominant power in those receivers such as in [4, 5] . Their power consumption is around 60 lW with more than 50% of their power dissipated by the RF amplifiers.
The work in [6] demonstrated a receiver structure in which the RF amplifier is not employed. Alternatively, RF signal is sampled directly from output of the antenna by intermittent samplers, so that power consumption of the receiver is reduced to 38 lW.
Similarly, the receiver in [7] uses an active RF detector to detect baseband signal directly, therefore it can achieve 10 lW power consumption. However, sensitivities of those receivers are limited, À55 dBm and À50 dBm in [6, 7] respectively, because there is no RF amplifier before RF envelope detection.
In [8] , a technique was used to overcome trade-off between power consumption and sensitivity, in which the receiver uses cascaded RF amplifiers to achieve high sensitivity and the RF amplifiers operate intermittently to decrease power consumption. However, speed of intermittent operation must be higher than data rate several times because of asynchronization between transmission and reception. As a result, data rate is limited and power consumption of the RF amplifier is still large in comparison with that of subsequent blocks.
In this paper, we propose a receiver architecture operating in the range of frequency 312-315 MHz with S-OOK modulation scheme, allowing received data to be synchronized with output clock using a simple digital circuit, no separate clock and data recovery circuit is required. Taking advantage of low carrier frequency, RF signal is converted to digital stream after the RF front-end by a comparator and then that stream is processed digitally. Therefore, no IF or baseband amplifier is needed. Furthermore, the RF front-end works intermittently with intermittent speed as double of data rate despite asynchronization between transmission and reception sides, improving energy efficiency of the receiver. By simulation, power consumption of the receiver can be reduced to 1.36 lW at data rate of 10 kbps. To the best of the authors' knowledge, this number is the lowest power of the receivers ever reported.
The paper is organized as follows. Section 2 describes system architecture and operation of the receiver. Section 3 is architecture verification using discrete components and FPGAs. Section 4 presents VLSI design on 65 nm SOTB CMOS process with simulation 
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Architecture and operation of the receiver

S-OOK signal
Transmission signal used for this receiver is synchronized-OOK (S-OOK) signal. The S-OOK pulse modulation was first proposed in [9] for Impulse Radio Ultra-Wide Band (IR-UWB) transceivers. Here we modify it for narrow band applications. Fig. 1 shows format of the transmission signal, in which T b is bit duration. In the conventional OOK modulation, RF carrier occupies whole duration of bit ''1" and absents in whole bit ''0" (Fig. 1a) . On the other hand, in the S-OOK modulation, RF signal is composed of two kinds of RF pulses, synchronization pulses and data pulses. Bit ''1" corresponds to 2 RF pulses, the first one is synchronization pulse and the other is data pulse, whereas bit ''0" corresponds to only synchronization pulse (Fig. 1b) . The cycle of the synchronization pulses is T b , equal to the bit duration. Each RF pulse has the width of T p . T p must be large enough so that the signal is still narrow-band, different from the signal described in [9] , where each pulse is an ultra-wide band pulse. The distance between synchronization and data pulses in [9] is a certain value between 0 and T b , while this distance must be half of T b in our architecture. Fig. 2 is block diagram of the proposed receiver, consisting of a variable-gain RF amplifier, a comparator and a digital part. The digital part includes a baseband extractor, a window generator and a demodulator and synchronizer. After the multi-stage cascaded RF amplifier, input RF pulses including synchronization pulses and data pulses are clipped by the comparator to become pulse groups with rail-to-rail level. Magnitude of the RF amplifier output needs to be larger than threshold of the comparator, therefore high RF gain is necessary to achieve required sensitivity. To avoid strong non-linearity at large input level, the variable-gain RF amplifier is adopted instead of a fixed-gain amplifier. The baseband extractor generates baseband signal, which is fed to the window generator and the demodulator and synchronizer. The window generator uses the baseband signal to create a window (RFENA) which enables the RF front-end in the period that covers the beginning part of each input RF pulse and disables it in other time. The demodulator and synchronizer extracts output data and synchronization clock for next processing. In this architecture, the digital part operates continuously, while the RF front-end including the RF amplifier and the comparator operates only when the RFENA window is high. Therefore, power consumption of the circuits is reduced significantly. NComparator stands for numerical comparator, used to differentiate from the comparator of the RF front-end.
Receiver architecture
Operation
The timing chart in Fig. 5 describes operation of the receiver. When START goes up, RFENA is high, enabling the RF front-end. The receiver is ready to receive input RF signal from the antenna (Fig. 5b) . The input RF signal is amplified by the RF amplifier, then directly converted to rail-to-rail pulse stream by the comparator ( Fig. 5c and d ).
Baseband extraction
After the comparator, the baseband pulse chain is detected by the baseband extractor. Considering Fig. 4 , the COUNTER1 is triggered by a rising edge at the IN0 input. During the COUNTER1 counting, the OUT0 output is asserted and other incoming rising edges at IN0 are ignored. OUT0 is cleared only when the COUNTER1 reaches an upper limitation value, which is assigned by the CONST input. For the baseband extractor, CONST is set by A0 in Fig. 3 . At the output of the baseband extractor, we get baseband signal named BBSIGNAL as shown in Fig. 5e . A0 is chosen so that the falling edge of BBSIGNAL is later than the last pulse of each input pulse group.
Window generation
The first rising edge of BBSIGNAL will start the COUNTER0 in the window generator, which operates based on SYSCLK (Fig. 5f ). When the COUNTER0 reaches N À 1, where N ¼ T b =ð2 Â T SYSCLK Þ, it will be restarted by the rising edge of a BBSIGNAL pulse, which can be data or synchronization pulse (Fig. 5g) . In the case of bit ''0", there is no data pulse, the COUNTER0 will restart automatically when reaching N À 1. At first, RFENA raises together with START to listen the input RF signal (Fig. 5h) . After that, RFENA is cleared if COUNTER0 P n and set again if COUNTER0 P ðN À mÞ; n and m are chosen so that the window RFENA has a desired width (Fig. 5i) . By that way, RFENA is generated to enable the RF front-end every time the input RF pulse is incoming. Since operation of the window generator is decided by the rising edge of the input RF pulse, the falling edge of RFENA can be set earlier than end of the input RF pulse to reduce active time of the RF front-end, resulting in further reduction of power consumption of the receiver.
Demodulation and synchronization
After getting baseband pulses, data and corresponding clock are generated by the demodulator and synchronizer. The timing chart in Fig. 6 describes demodulation and synchronization processes [9] . ShortPulse and LongPulse are generated by the ShortPulse generator and the LongPulse generator, respectively (Fig. 4) . Their operation is same as the baseband extractor. The difference is only upper limitation values of the COUNTER1 (CONST)
The solution that RF front-end is gated by a window pulse was presented in [10] for IR-UWB receivers. However, the receiver in [10] uses a delay-locked loop (DLL) with a digital controlled delay line, a SAR (successive approximation register) controller, a divider and a phase detector. It is very complex and consumes large amount of power. They have to transmit many sub-bits for both bit ''1" and bit ''0" with known sub-bit period and use a clock signal to track the input pulse chain, therefore energy efficiency is limited. Moreover, a preamble transmission is also required to establish synchronization. In contrast, the solution presented here requires only a counter and two numerical comparators. Hence the structure is very simple.
Although we do not use a close loop such as DLL to synchronize RFENA with the RF input, but RFENA is always generated timely by using S-OOK modulation. We will calculate maximum frequency error between transmitter clock source and receiver clock source with that the window RFENA is still generated properly.
RFENA is designed to rise at T early before the input RF pulse (Fig. 5h) . Assume that variation of frequency for both receiver clock source and transmitter clock source is d. It means maximum error between the transmitter and receiver clock sources is 2d. Since the COUNTER0 is reset and re-synchronized at least once after every bit duration of T b by the synchronization pulses, the maximum timing error is accumulated in only one bit duration. In the case that the incoming bit stream contains only bit ''0", after each bit duration, T early changes a maximum amount:
where DR ¼ 1=T b is data rate. If the desired T early ¼ 2T SYSCLK and it is allowed to vary from 1T SYSCLK to 3T SYSCLK , following inequality is yielded:
For example, if SYSCLK is 25 MHz and data rate is 100 kbps, d can be derived: d 6 2EÀ3. In practice, this value is very relaxed. With typical crystals, frequency variation is around 20 ppm (part per million), i.e. 20EÀ6, much better than the allowed value as calculated above.
Architecture verification
In this section, we describe experiment to verify the proposed architecture using a variable gain amplifier, a comparator for the RF front-end and a FPGA for implementation of the digital part. Here the Analog Device amplifier AD8369 with maximum gain of 34 dB, the Texas Instruments comparator LMH7220 and the Altera Statix IV FPGA are used for experiment. The Maxim switch MAX4636 is used to switch supply for the RF front-end (Fig. 7) . The digital part of the receiver is implemented to operate at data rates of 1 kbps, 5 kbps and 10 kbps. A 10 MHz clock is used for the system clock. The window RFENA has the width of 1.5 ls.
A 313 MHz all-digital transmitter is also implemented to communicate with the receiver. Fig. 8 shows block diagram of the transmitter. The power amplifier is switch-mode type (SMPA) [11] , therefore the whole transmitter can be implemented completely on a FPGA. Figs. 9 and 10 are waveforms and envelope of the output spectrum of the transmitter respectively at 10 kbps data rate, each synchronization and data pulse has the width of 4 ls. Fig. 11 shows experiment setup, in which the receiver and the transmitter communicate at a distance less than 1 m. Fig. 12 describes measured real-time waveforms of the receiver and corresponding transmitted data. It can be seen that the data is demodulated correctly with a delay smaller than one bit duration. Fig. 13 is the measured BER characteristic of the receiver with different data rates. At 1 kbps and 5 kbps, BER < 1EÀ3 with P in P À45 dBm. At 10 kbps, BER < 1EÀ3 with P in P À44 dBm. We can see, when input power is larger than the minimum values, BER performance is almost same with different input levels. It can be explained that once the output of the RF amplifier is over threshold of the comparator, reliability of the receiver mostly depends on the digital part. The column diagram in Fig. 14 is current consumption breakdown from 3.2 V supply of the RF amplifier and the comparator according to data rates of 1 kbps, 5 kbps and 10 kbps. Currents at normal operation are also shown for comparison.
It can be seen that, the receiver works properly (BER < 1EÀ3) with the range of input power from À44 dBm to more than 5 dBm and the RF circuits dissipate power much smaller than that of the conventional operation.
VLSI design on 65 nm SOTB CMOS process
Silicon-On-Thin-Buried-Oxide (SOTB) CMOS technology, one of FD-SOI CMOS processes, has been developed recently with low threshold voltage, low leakage current and variable body bias [12] . It has been proved that the SOTB CMOS process is one of the best candidates for ultra-low power, low voltage applications [13, 14] . In previous section, the proposed architecture of the receiver was verified by using some discrete components and FPGAs. Experiment on the prototype system indicates that the architecture helps improve energy efficiency considerably. However, the power consumption of the prototype receiver is still large because of using the high voltage components. In addition, the window for the RF front-end is large and data rate is low because of long connections between the components. In order to illustrate effectiveness of the proposed architecture in comparison with state-of-art works, in this section, we present the receiver design on 65 nm SOTB CMOS process. Then simulation results will be shown for comparison. Fig. 15 is schematic of the RF circuits. The RF amplifier is implemented by cascading 5 stages. Fully differential topology is employed to compensate transient caused by RFENA. The first stage is single-ended-to-differential converter, next stages are fully differential. CMOS switches are added below current sources of each stage. Gain of the RF amplifier can be controlled digitally by 3 bits, providing 4 gain settings. The variable resister is composed of PMOS transistors as shown in Fig. 15 . The 50 X resister is shunted to ground for input matching. This matching method causes high noise figure, however it is suitable for low power target. After the matching resister, a resonant tank with loaded-Q factor larger than 10 is used for band selection. By post-layout simulation, the RF gain can be tuned from 26 dB to 58.4 dB at 315 MHz with the 3-dB bandwidth of 30 MHz (Fig. 16 ). Fig. 17 shows noise performance of the amplifier with maximum gain. At 315 MHz, noise figure is 28.7 dB. The comparator includes a differential-tosingle-ended converter and a variable-threshold inverter. When enabled, the RF amplifier and the comparator consume a total current of 103 lA from 1 V supply.
Circuit design
The digital circuit as described in Fig. 3 is designed using standard-cell libraries. SYSCLK is 25 MHz, the RFENA window has the width of 360 ns. Data rate can be set to 100 kbps, 50 kbps or 10 kbps. The digital circuit of the receiver is supplied a voltage of 0.6 V, smaller than supply voltage of the RF front-end to save power. It consumes a current of 0.98 lA. Fig. 18 is layout picture of the receiver. The active core occupies an area of 385 Â 188 lm 2 . The transient analysis result at 100 kbps data rate with input power of À50 dBm is shown in Fig. 19 . It can be seen that RFENA, ODATA and DCLK are generated properly, agreeing with the timing charts in Figs. 5 and 6. The graph in Fig. 20 lists up power consumption of the receiver at different data rates based on physical layout simulation. At the data rate of 10 kbps, power consumption of the RF front-end is reduced to be comparable with that of the digital circuit, resulting in total 1.36 lW power consumption of the receiver. 1.E-05
1.E-04
1.E-03
1.E-02
1.E-01 To evaluate the effectiveness of the proposed architecture, we assume that the comparator and the digital circuit in Fig. 2 are replaced by an envelope detector and a baseband amplifier, the RF amplifier operates continuously. In this case, the receiver becomes a conventional RF detection receiver (Fig. 21) . If power consumption of the envelope detector and the baseband amplifier is small, power consumption of the conventional OOK receiver approximates the power consumption of the RF amplifier (103 lW). The column chart in Fig. 22 shows the comparison between power consumption of the proposed S-OOK receiver and that of the conventional OOK receiver. It can be seen that at the data rate of 10 kbps, the proposed architecture provides 98.68% power reduction in comparison with the conventional receiver.
Sensitivity analysis
In fact, digital circuits have been known as highly immunity with noise. Hence, sensitivity of the receiver depends on how reliably the comparator differentiates desired signal and noise. Following [15] , noise floor contributed by the stages before the input of the comparator is calculated:
where N floor is expressed in dBm, BW is input bandwidth (Hz), NF is noise figure (dB) of the RF amplifier. With 30 MHz bandwidth of the RF amplifier, the noise floor can be derived:
Typically, signal level is required to be higher 12 dB than noise floor to detect signal reliably. It means SNR min is 12 dB, yielding: Table 1 shows performance comparison between the proposed receiver and state-of-art works. It should be noticed that the receiver designed on 65 nm SOTB CMOS process with the proposed architecture consumes much smaller power than that of others in the table. In terms of energy efficiency, the receivers in [6, 16] are better than our work, however their sensitivities are limited, À55 dBm and À50 dBm respectively.
Discussion
As can be seen from previous sections, the proposed receiver has some disadvantages, such as data rates can be set to only some predetermined values. With S-OOK modulation, the data rate is also limited since one data bit needs two RF pulses. However, the proposed receiver can solve the trade-off between sensitivity and power consumption. High sensitivity can be achieved by using a high gain RF amplifier, but power consumption of the RF amplifier and other analog circuits is minimized because of low duty cycled operation. In this case, power consumption of the digital part contributes a significant portion in total power dissipation of the receiver. It suggests that power consumption of the receiver can be optimized by reducing supply voltage of the digital circuits. Because in general, digital circuits can work reliably at supply voltage lower than that of analog circuits.
Conclusion
In this paper, the S-OOK receiver operating in 312-315 MHz frequency band was presented. This is the first time S-OOK 385 um 188 um Fig. 18 . Layout picture of the receiver. modulation scheme for narrow band applications was proposed. It allows to eliminate a complex clock and data recovery circuit in the receiver. Furthermore, the RF circuits in the receiver can be heavily duty-cycled using a narrow window, which is generated in the digital part without a close loop and calibration thank to the presence of the synchronization pulse in every data bit. The proposed architecture was verified using some discrete components. The prototype was tested at data rates of 1 kbps, 5 kbps and 10 kbps. Experiment shows that the prototype operates reliably with the range of input power from À44 dBm to more than +5 dBm. Finally, VLSI design was carried out on 65 nm SOTB CMOS technology. By simulation, the proposed receiver achieves À58.5 dBm sensitivity, data rate can be set to 100 kbps, 50 kbps and 10 kbps, consuming power 8.39 lW, 4.49 lW and 1.36 lW, respectively. 
